---
sidebar_position: 20
tags: [Language, Verilog, State]
---

# State Machine

## Finite

- reset: initial state
- default: illegal/unreachable state

## Arithmetic

- state box: moore fsm
- conditional box: mealy fsm
- decision box: `x_input` = 0/1
